


Form PTO 1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0003D1	Serial No.: 10/661,037
------------------------------	--	---------------------------------	------------------------



Information Disclosure Statement by Applicant	Applicant: John D. Hyde et al.
(Use several sheets if necessary)	Filed: September 12, 2003 Group: <u>Unassigned</u> 2822

U.S. Patent Documents

Init.	Document No.	Date	Name	Class	Subclass	Filing Date
A	4,864,215	9/5/1989	Schouwenaars et al.	323	312	5/12/1988
B	5,243,347	9/7/1993	Jackson et al.	341	144	9/28/1992
C	5,332,997	7/26/1994	Dingwall et al.	341	150	9/23/1993
D	5,376,935	12/27/1994	Seligson	341	136	3/30/1993
E	5,66,118 <i>5,666,118</i>	9/9/1997	Gersbach	341	120	7/30/1996
F	5,790,060	8/4/1998	Tesch	341	119	9/11/1996
G	5,825,063	10/20/1998	Diorio et al.	257	316	7/26/1996
H	5,825,317	10/20/1998	Anderson et al.	341	120	4/7/1997
I	5,841,384	11/24/1998	Herman et al.	341	138	8/18/1994
J	5,870,044	2/9/1999	Dell'ova et al.	341	120	11/10/1997
K	5,952,946	9/14/1999	Kramer et al.	341	136	9/30/1997
L	5,955,980	9/21/1999	Hanna	341	120	10/3/1997
M	6,118,398	9/12/2000	Fisher et al.	341	144	9/8/1998

Foreign Documents

Translation

Init.	Document No.	Date	Country	Class	Subclass	Yes	No

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

N	Bastos et al., "A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC", December 1998, IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, pp. 1959-1969.
O	Bugeja et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", December 1999, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1719-1732.
P	Bugeja et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", December 2000, IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, pp. 1841-1852.
Q	Van der Plas et al., "A 14-bit Intrinsic Accuracy Q^2 Random Walk CMOS DAC", December 1999, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1708-1718.
R	Vittoz, "Dynamic Analog Techniques", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.
S	Vittoz, "Continuous-Time Filters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.
T	Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.
U	Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339.

Examiner *John D. Hyde* Date Considered *1-28-05*

Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.



Form PTO 1449 1-2-32 TRADEMARKS U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0003D1	Serial No.: 10/661,037
Information Disclosure Statement by Applicant		Applicant: John D. Hyde et al.
(Use several sheets if necessary)		Filed: September 12, 2003 Group: Unassigned 2822

U.S. Patent Documents

Translation

Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

Examiner

Date Considered

Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.